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The University of Wollongong
Department of Computing Science
Termux
A Terminal Multiplexor for the




The Terminal Multiplexor will enable several (up to ten) tenninals
to be connected to the Cambridge Ring Local Area Network via one
Ring Node. This document describes the hardware for the first
version of the Tenninal Multiplexor. Some low level software and
diagnostics are also described.
1. Introduction
The Department of Computing Science has installed a Cambridge Ring Local Area Network
to link the department's computers and peripherals. The Ring offers more flexibility and is easier to
expand than is the case when devices are connected by individual cables.
The Terminal Multiplexorproject was originally a Master's project being conducted by Meng
Fong under the supervision of Phillip McKerrow. However, he left early in its development and
the project was handed to the department's support staff.
The Termux is designed to attach a number of terminals, printers or other peripherals to the
ring via one Ring Node. Virtual links may be made around the ring between the peripheral and
another device. i.e. a terminal may be connected to a host unix machine. Peripherals do not have to
be permanently connected to one machine. Indeed it is desirable that any terminal on the ring may
be randomly connected to either of the department's unix machines.
This document assumes that the reader is familiar with the Cambridge Ring, especially with
the Ring Node and with the various VLSI chips (MC6809, MC6821, MC6828, MC6840, MC6844
and SY6551) used in the design of the Termux.
2. Design Considerations
The Termux is designed around the Motorola MC6800 microprocessor family using the
MC6809 as its CPU. This family was chosen because there was already considerable design
experience within the department with this family. The MC6809 was chosen because it was
considered that this processor was sufficiently powerful to do the required job without the
additional complexities of using a sixteen bit processor.
The MC6809 is an upgrade of the MC6800 microprocessor. It has a much better instruction
set, extra indexed addressing modes and extra registers making it suitable for use with high level
languages such as C.
It was decided to make the basic topology of the Termux similar to that of the Apple II
computer. A mother board contains the CPU and much of the associated circuitry and a ten slot
backplane is available for plug in memory and interface cards. Figure 1. shows a block diagram of
the Termux.
The original specifications required that the Termux handle between eight and sixteen
terminals. It was deemed that polling this many ACIAs (Asynchronous Communications Interface
Adapters) every time an interrupt was serviced would take too much time. A Priority Interrupt
Controller (PIC) is used to generate seven levels of interrupts. By spreading all the ACIAs between
the PIC's interrupt levels polling is greatly reduced.
The Termux has DMA (Direct Memory Access) capability on its ring node interface. Once a
link has been established through the ring to another device and the appropriate hand shaking taken
place, data may be transferred under DMA control, thus speeding up the transfer.
The MC6809 is a memory mapped I/O (Input/Output) device. I.e. I/O shares the same
address space as memory. I/O devices are addressed in the first 2K bytes of memory, from OOOOH
(Hexadecimal) to 07FFH. The rest of memory is taken up by either RAM (Random access
ReadlWrite Memory) or by EPROM (Erasable Programmable Read Only Memory) up to a
maximum of 62K bytes of memory. To assist with I/O decoding a signal, *IOSEL, has been
provided on the backplane. This signal is asserted whenever the first 2k bytes of memory is
addressed.
Note that within this document active low signals are preceded with an '*'. Some active low
signals pertaining to the node interface are followed by ':N' (Logica's convention). For instance































Figure 1. Block diagram
I Ring
3. Hardware Description
The main PCB (Printed Circuit Board) has been divided into five basic areas or modules.
Each module has a distinct function. The division was originally made to assist in the design of the
PCB. It was much easier to consider one module at a time than to consider everything at once.
However, by taking one module at a time it is also much easier to describe the Termux. and hence
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to understand it. The modules on the main PCB are given below.
(1) CPU




All memory and serial interfaces reside on on cards plugged into the expansion bus.
The main PCB modules, memory and serial cards are described below.
3.1 CPU Module
Sheet 1. shows the circuit diagram for the CPU module. The microprocessor, UDI, is a
Motorola MC6809 running at a clock speed of 1 MHz (set by Xl).Inverters UB2 and associated
components form the RESET circuitry. The Termux will be reset on power up or when switch
SWI is pressed.
The address bus is buffered by chips UB3 and UA2. Note that the Direct Memory Access
Controller's (DMAC) address pins are connected directly to the CPU. This means that the address
buffers may be permanently enabled and serve to buffer the address outputs of both the CPU and
DMAC during processor or DMA cycles.
The I/O select line, *IOSEL, is produced by UA3. *IOSEL will be active whenever address
bits All through A15 are low. This signal is used to decode the I/O address space within the first
2K bytes of memory. .
The control bus, BA, BS, E, Q, R/*W and *RESET are buffered by UC7. The bus enable
signal, *BE, is produced by ANDing BA and BS together. When this signal is negated the
processor has released the bus and DMA may take place. When this signal is asserted, the
processor has the bus and is performing either an instruction cycle or interrupt acknowledge. Note
when the CPU is executing a Sync instruction it is waiting for an interrupt and has its Address,
Data and control buses tri-stated. The inputs to the buffers will be floating and hence their outputs
cannot be guaranteed. This may cause false reads or writes. Consequently this instruction should
not be used. (use the cwai instruction instead.)
The DMAC requests the bus by asserting the *DMA/*BREQ pin on the CPU. When this pin
is asserted the CPU releases the bus on the next cycle. It does not wait until the current instruction
is finished. The DMAC may then use the bus for DMA operations. The CPU will claim the bus
back once every fourteen cycles in order to do self refresh.
The programmable timer interrupts the CPU via the *FIRQ input
The *IRQ interrupt has been expanded by a MC6828 PIC, UC2, to give eight vectored
interrupts of which seven have been used. These interrupts are labelled *INO (lowest priority)
through *IN7 (highest priority). *IN7 has not been used. When an interrupt occurs on one of the
*IN interrupt lines the PIC asserts the CPU *IRQ input. The CPU finishes its current instruction
and responds (if *IRQ interrupts are enabled) by executing an interrupt acknowledge. That is, BA
and BS are set to zero and one respectively and a vector is fetched from addresses FFF8H and
FFF9H. The PIC detects the vector fetch via UCI and modifies address lines Al through A4
depending on which *IN input has been assesrted. Thus, although the CPU thinks it is fetching a
vector from FFF8H and FFF9H, the vector will in fact be fetched from another location depending
on which *IN interrupt is being acknowledged. If none of the *IN inputs have been asserted
(default interrupt) then the PIC does not modify the address lines. If two or more *IN interrupts are
asserted at the same·time~the PIC.willacknowledgethe highest prioriwone~
The PIC was originally designed for use with the MC6800 processor and uses the memory
space directly below FFF8H for the. *IN vectors. This. space is used by the MC6809 for the
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*FIRQ, SWI2 and SWI3 interrupt vectors. The *IN vector space has therefore been shifted to a
slightly lower areas of memory. When the CPU acknowledges an *IRQ interrupt the vector is
dectected by UC4 and UC5, and A5 is inverted. The combination of BA (0), BS(I), AI, A2, A3
(all zero) and A4 (1) is unique to an *IRQ acknowledge. Since A5 is always one at this time it will
always be changed to zero, thus shifting the *IRQ and *IN vector table down by 20H bytes.
In addition to modifying the interrupt acknowledge vectors the PIC can also be programmed
with a priority level so than only *IN interrupts with a priority equal to or greater than the mask
level will be enabled. The mask is set by writing to the PIC with Al through A4 set to the mask
value. Since the PIC is not connected to the data bus the data is "don't care". If, for instance the
mask is set to five (write to address FFEAH) only *IN5, *IN6 and *IN7 interrupt will be enabled.
If the mask is greater than seven then no *IN interrupts will be enabled. The PIC mask has no
effect on the default *IRQ. *IN interrupts have priority over the default *IRQ. If the PIC mask is
set to eight then no *IN interrupt will be acknowledged, but the defualt *IRQ will be. The interrupt














































Note that the normal position for the *IRQ vector is empty and has been moved to locations
FFD8/FFD9H.
The *MRDY, *NMI and *HALT inputs to the CPU have not been used and are held high by
R3.
3.2 Data Buffers and On Board I/O Decode Module
Sheet 2 shows the circuit diagram for the Data Buffers and On Board I/O Decode module.
The data bus from the processor is connected to the backplane by UES. The direction of data flow
through the buffer is controlled by R/*W. The buffer is enabled by *BE. When this signal is active
the CPU can transfer data to and from the data bus. The buffer is disabled during DMA cycles.
The node interface, programmable timer and DMAC are all located on the main PCB. Their
data buses are connected to the backplane (and hence to the CPU) by UE4. This buffer is enabled
whenever any of the on board I/O devices are addressed (addresses 0600H through 07FFH). The
direction of data flow through this buffer is determined by the R/*W line and whether DMA is in
progress. If a CPU read is in progress the data will flow from an I/O device to the CPU. However,
ifa.~MA read is in progress then data will be~frommemory and written to the node interface._
.IndiVIdual I/O devices are selected by UD7andUC8.
A switch register has been connected to the Termux at address 0600H. When this location is
read the CPU will read the value of eight switches. This is useful for determining what software to
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run after power up or reset or for setting baud rates etc. Sheet 2B shows the circuit diagram for the
switch register.
3.3 DMA Interface Module
Sheet 3 shows the circuit diagram for the DMA module..DMA within the Termux is
controlled by a MC6844 DMAC (Direct Memory Access Controller). This chip can simultaneously
handle four channels. Two channels, channels zero and one, are used to control DMA access to the
node. Channel zero controls data input from the node and channel one controls data output to the
node. It is possible to be simultaneously receiving and transmitting data under DMA control. When
programming the DMAC it is essential that channel zero be set up for a DMA write (i.e. read from
node, write to memory) and channel one be set up for DMA read. Channels three and four are
unused and may, with some modification to the PCB, be used to control a plug in peripheral card.
The DMAC should be programmed for four channel operation even if channels two and three are
not being used.
The DMAC is addressed at locations 0740H through 077FH. During CPU cycles pin two is
a chip select input and pin thirty three is an interrupt request output. This output is qualified by *BE
and is connected directly to the CPU's *IRQ input pin. i.e. it is the default *IRQ.
During DMA cycles pin two is an output which determines (with pin thirty five) which
channel is active. Pin thirty three is asserted during the last DMA cycle to tell the peripheral that the
DMAC has finished transferring data.
When the DMAC receives a transfer request on one of its four TxRQpins it asserts *DRQl
or *DRQ2 which forces UF2 pin 3 low. This is qualified by the Q clock and clocks UF3 asserting
*DMN*BREQ on the CPU. When the transfer cycle is over the DMAC will negate both *DRQ
lines thus negating *DMA/*BREQ. The CPU responds to the DMA request by fmishing its current
cycle and entering the Halt or Bus Grant Acknowledge state. *BE is negated thus asserting
DORNT. The next clock cycle will be a dead cycle. The DMAC will then run at least one DMA
cycle. When the DMAC has fmished either one cycle for cycle steal mode or several cycles for Halt
steal mode it releases the bus and another dead cycle occurs. The CPU then regains the bus. To
avoid random memory accesses during dead cycles UF3, UF2 and UF4 combine to form a
*DMAVMA02 signal which is only active during the positive half of the E clock for DMA or CPU
cycles.
When the DMAC has control of the bus it asserts TxAKA and TxAKB to enable the required
channel. The DMA cycle is strobed by *TxSTB. The DMAC's address bus"acts as an output to
determine the memory location being accessed and the R/*W line is set to determine the direction of
the data transfer. If R/*W is high then data will be read from memory and written to the peripheral
and visa versa.
If channels two and three are going to be used to control a peripheral on a plug in card then
TxAK2, TxAK3 and *DEND must be connected to the backplane. The traces connecting TxRQ2
and TXRQ3 to ground should be cut and these two inputs connected via inverters to the backplane.
The inputs to the inverters should have pull up resistors so that if the peripheral card is unplugged
TXRQ2 and TxRQ3 will be forced low and thus will not cause any spurious DMA requests.
3.4 TIMER Module
Sheet 4 shows the circuit diagram for the timer module. It consists of a MC6840
programmable timer and some support logic. The MC6840 contains three independant sixteen bit
timers. Timers two and three have their clock input pins connected to a 1KHz clock that has been
derived from the processor E clock. Their gate inputs are,permanently asserted. They may both be
.\lsedasJreerunning timers for software·timeouts;etc.-They may use either'their external·lrnz
clock input or the intemalE clock as their time base. Timer one has been configured to count node
retries. When the node is retrying mini-packetsit holds TDN:N negated (high) and pulses TCLK:N
for each retry. The gate input is connected to TDN:N via an inverter so that the timer is active while
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the node is transmitting a mini-packet. TCLK:N is qualified by TDN:N before being used as the
clock input to timer three. The outputs of all three timers are left unconnected.
The interrupt output of the timer chip is connected to the *FIRQ interrupt input of the CPU.
3.5 Node Interface Module
Sheets 5A and 5B show the circuit diagram for the Node Interface. Sheet 5A shows the
DMA control logic and interrupt logic. Sheet 5B shows the CPU interface. The ring node is
connected to the node interface by a 50 way ribbon cable.
The CPU sees the Node Interface as sixteen address locations starting at address 07COH.


















Node Address (Read only)
Transmit Status Register (Read only)




Receive Byte and Go (Read)/
Transmit Byte and Go (Write)
Receive Go (Read)/
Transmit Go (Write)
Extended Mode Status (Read)/




Most registers are Read or Write only. That is, reading from an address will access one
register (such as a status register) while writing to the same address will access a different register
(such as a control register).
When the node is accessed under CPU control TxSTB:P is inactive. The node chip select is
active for the cycle. The node address buffer, UF13, transfers the lower four bits of the address to
the node address lines. The node data buffer, UF12, transfers data to or from the ring node. If a
read cycle is in process RDN:N will be asserted while the E Clock is high for that cycle.
If a write cycle is in operation then UE14 pin 8 will be asserted while the E clock is high for
that cycle. This is used as the input to UF15. When the Q clock goes low, 250nS later, the write
strobe, WT:N, is asserted. The write strobe is cleared by the return of ECHO:N from the Node.
This delay is included because the Node latches data on the leading edge of the write strobe. During
a processor cycle the data will be stable at this time, but during a DMA cycle the data must be read
out of memory and propagate through three data buffers before the write strobe may be asserted.
The length of the write strobe delay means that memory must have an access time of less than
200nS. As a check that the Node responds in time UF15 checks that ECHO:N returns before the E
clock is negated. IfECHO:N does not return in time then an active low pulse is applied to the CAl
input of the MC682l, UE9 (Sheet 5A). This may be used to generate an interrupt.
TheMC6821 (UE9-on·sheetSA)js used to, control interrupts and DMkRDN:N~and,TDN:N
are connected to the CB2 and CA2 inputs of UE9 respectively. These inputs can be used to
generate receive and transmit interrupts. The CAl input is connected to ECHO:N as discussed
above. CB 1 is used as a DMA abort interrupt. This will be described below. The interrupts are
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cleared by reading the associated data registers of the MC6821. The interrupt should be cleared
before data is read from or written to the node or the next interrupt may be missed. The interrupt
outputs from the MC6821 are connected to interrupt level *IN5.
Node DMA is controlled by two pairs of flip flops, UDII and UD12. UD11 controls the
enabling and disabling of DMA transfers as a whole and UDI2 requests individual transfers.
DMA input cycles (read from node, write to memory) are controlled by channel zero of the
DMAC. It is essential that this channel be programmed for this direction of transfer. Input cycles
(within the node) are disabled by pulsing pin 13 of UEl1 low. This may be done by resetting the
Termux, DENDO from the DMAC or by pulsing the MC6821's PB1 output high. Input cycles are
enabled by pulsing the MC6821's PBO output high. The DMAC must also be programmed for the
DMA operation. When input DMA is enabled pin three of UDI4 is high. When a mini-packet is
received RDN:N is asserted setting pin 12 of UD12 high. This is clocked through by the Q clock
and asserts TxRQO on the DMAC. The DMAC responds by requesting the bus and then executing a
DMA cycle for channel zero. TxAKO is asserted, thus clearing the request, TxSTB:P will be
asserted, initiating a node access via pin 10 of DEB, R/*W wiil be set low, indicating a write to
memory (however since TxSTB is asserted data will be read from the node) and the address bus
will point to the location in memory being written to. The fIrst data byte of the minipacket will then
be read from the node and placed in memory. Since there are two bytes per minipacket RDN:N will
stay active and the second byte will be transferred. RDN:N will then go inactive and no more DMA
cycles will occur until the next mini-packet is received. Note that the type bits for mini-packets
being received under DMA control must be 00. If the typebits are anything else then DMA will be
blocked by pin 5 of UD14 and the CB1 input to the MC6821 will be forced low. This input may be
used as a DMA abort interrupt. When the last byte is being transferred the DMAC asserts DENDO
thus disabling further DMA requests from the node. During DMA cycles UF13 puts the address
06H onto the node address lines. Le. DMA always reads from or writes to the Receiveffransmit
Byte and Go register. When DMA is enabled the CB2 interrupt should be disabled otherwise the
CPU will attempt to react to the same receive data as the DMAC.
Output DMA (read from memory, write to node) is controlled in the same way as input
DMA. Channel one is used to control the transfer. Since the data must be read from memory before
it can be written to the node a delay has been included in WT:N to allow the data bus to stablise.
Auto retries must be enabled when doing output DMA.
Input and output DMA may occur at the same time.
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3.6 Backplane
Ten slots are provided on the backplane for plug in cards. Cards may be plugged into any
slot. The address, data, control, interrupt, DMA and power busses are included on the backplane.
This allows a wide range of peripheral and memory cards to be plugged into the backplane. The
signals on the backplane are given below.
Pin Function Pin Function
26 Ground 25 +5V
27 *INO 24 TxAK3
28 *INI 23 TxAK2
27 *IN2 22 TxRQ3
30 *IN3 21 TxRQ2
31 *IN4 20 *IOSEL
32 *IN4 19 *DMAVMA02
33 *IN6 18 R/*W
34 *DEND 17 A15
35 BA 16 A14
36 BS 15 A13
37 *RESET 14 Al2
38 Q 13 All
39 *DMN*BREQ 12 AIO
40 E 11 A9
41 DO 10 A8
42 Dl 9 A7
43 D2 8 A6
44 D3 7 A5
45 D4 6 A4
46 D5 5 A3
47 D6 4 A2
48 D7 3 Al
49 Ground 2 AO
50 +12V I -I2V
Circuit Side Component Side
Viewed from above
The address bus is connected to the outputs of UB3 and UA2. The data bus is connected to
pins two through nine of DE5. The control bus is connected to the output of DC7. The interrupt
bus is connected to the PIC, UC2. *IN5 is also connected to DE9. The DMA bus, *DEND,
TxAK2, TxAK3, TxRQ2 and TxRQ3 have not been connected. If required these signals should be
connected as detailed in section 3.3. Power supplies of +5V, +12V and -12V are also connected to
the backplane.
3.7 Memory Card
All memory on the Termux is included on plug in cards. Sheet 6 shows the circuit diagram
for the 16K byte memory card. This card may include up to 16K bytes of memory of either RAM,
EPROM or EEPROM in any combination on 2K byte boundaries. The memory chips used are
HM6116-15 for RAM, 2716 for EPROM and X2816A for EEPROM. The RAM chip has an access
speed of 150nS, thus satisfying the requirements for DMA.
The memory chips are selected by the 74LS138 one of eight decoder. The data buffer is
enabled whenever one of the,memory chips is selected.
The memory card may be addressed at any 16K byte boundary by setting two wire wrap
straps as shown below.
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Straps
E - F, B - C
E - F, A - C
D - F, B - C






*IOSEL is included in the decoding so that no memory cards are selected when I/O space is
addressed (0000- 07FF).
The centre pin of the three wire wrap pins below each memory chip should be strapped to the
pin above it if an EPROM is used or strapped to the pin below it if a RAM chip is used. If the chip
is an EEPROM then the strap should be set as for RAM if its contents are to be modified, or as for
EPROM if its contents are to remain unchanged.
3.8 ACIA Card
Sheet 7 shows the circuit diagram for the ACIA card. The card can control four RS232 lines
at any standard baud rate from 50 to 19.2K baud. The card can be addressed on any 100H byte
boundary within the range 0000 to 05FFH by setting three wire wrap straps as shown below:
Straps Address
K - J, H - G, E - F 0000
K - J, H - G, E - D OlOO
K - J, H - I, E - F 0200
K - J, H - I, E - D 0300
K - L, H - G, E - F 0400
K - L, H - G, E - D 0500
Other straps should not be used as the map onto the on board I/O space.
The SY6551 ACIAs are addressed on 40H byte boundaries from the base address of the
card. For instance an ACIA card addressed at OlOOH will have ACIAs addressed at OlOOH,
0140H, 0180H and OlCOR.
The ACIA clock is driven by an oscillator constructed from a 1.8432MHz crystal, a 74LS04
inverter, a 510 OHM resistor and a l50pF capacitor. The clock drives the XTALI input of the
ACIAs and is used by them to generate the required baud rate. The TxD, RxD, *DCD and *DTR
signals from the ACIAs are connected to a 25 way ribbon cable connector as shown. The *DCD
input is used to detect the presence of a terminal or other peripheral. The RxD and TxD lines are
used to receive or transmit data into or out of the card. The *DTR output may be used to tell a host
computer that the Termux is attached by a RS232 line. The *DTR output from ACIAO may be
strapped so that it is permanently asserted by setting strap B - C, otherwise it is driven by the ACIA
by setting strap A - B. This is done so that the *DTR line will remain asserted after the Termux has
been reset. ACIAO of the ACIA card addressed at OlooH is used by the Termux monitor as a link
to a host (unix) machine. It is desirable that *DTR remain asserted so that the user does not have
log back onto the host machine every time the Termux is reset. Pin one of the 26 way connector
may be strapped to ground for use as a shield line by setting strap 0 - P.
The 26 way ribbon cable connector is connected to a 25 pin male D type connector on the
back of the Termux. (pin 26 is not used.) From here the RS232 lines may be split off for individual
terminals. Sheet 8 shows a typical configuration.
All four ACIAs on the card may be connected to any of the *IN intemIpt lines by means of a
wire wrap strap. All ACIAs on a card will be connected to .the same interrupt level.
The SY6551 has an unfortunate interrupt mechanism in that all pending interrupts are cleared
when the status register is read. For instance if receive interrupts are enabled and the transmitter is
being polled then the act of polling the status register for Transmitter Ready may accidently clear a
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receive interrupt before it can be handled, thus losing data. This problem may be solved by
disabling interrupts before the status register is polled. If the Recieve Data flag is found to be set the
interrupt handler should be called to handle the pending receive interrupt. If the Transmitter Ready
flag is also set then a character may be transmitted. Finally interrupts should be re-enabled.
A better solution to this problem is to enable both transmit and receive interrupts. After an
interrupt has occured the handler should read both the status register and the command register for
the ACIA. Since' these registers are adjacent both may be read as a single sixteen bit value. To
determine whether a receive interrupt has occured this value should be checked to see if the
Interrupt and Receive Data flags in the status register are set and that receive interrupts are turned on
in the command register. This may be done by ANDing the status value with a mask to leave only
those bits required and then comparing it with the appropriate bit pattern. If the two are equal then a
receive interrupt has occurred. Transmit interrupts may be tested for in a similar manner. The status
register should only be read once during the execution of the handler. Any interrupt that occurs
between the status register being read and the end of the handler will remain pending until interrupts
are again enabled after a 'return from interrupt' instruction is executed. The sample interrupt


















get status and command regs
interrupt flag not set
save value
check for IRQ flag set,
enabled
not a valid receive interrupt









check for IRQ flag set,
interrupts enabled
not a valid transmit interrupt




rti end of handler
Sheet 9 shows the circuit diagram for the Tennux Probe Card. This card is a debugging aid
which facilitates the connection of the Termux to a Logic State Analyser.The address, data and
control busses may be connected to the state analyser by means of the pins along the top edge of the
card. To observe bus cycles the state analyser's clock should be triggered by the negative going
edge of the E clock.
The Probe Card also contains three eight bit registers that occupy consecutive addresses from
the base address of the card. The card's base address is set by wire wrap straps as follows:
Straps Address
G - I, D - F, A - C 0000
G - I, D - F, A - B 0100
G-I,D-E,A-C 0200
G - I, D - F, A - B 0300
G - H, D. -·F, A - C 0400
G - H, D- F, A - B 0500
Other straps should not be used as they map onto the on board I/O space.
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The Probe Card is generally addressed at OOOOH.
These registers may be considered as three separate eight bit registers, an eight bit and a
sixteen bit register or as a twenty fmil' bit register. When an eight bit value is written to a register or
a sixteen bit value written to a pair of registers during two consecutive bus cycles(i.e. STD
instruction) the probe clock will pulse low once. The rising edge of the pulse corresponds to the
opcode fetch for the next instruction. If the state analyser is connected so that it reads the address
lines and the appropriate probe registers, and is clocked by the rising edge of the probe clock, then
every time data is written to a probe register the data will be logged along with the address of the
next instruction to be executed. If software is written so that a probe register is written to at the
beginning of each major routine (or any other point of interest) then the state analyser will log the
order of execution of the routines. The data written to the routines may be a unique value to
announce each routine or may contain some status information.
3.10 Synchronous Interface
A Termux is being used as a protocol converter between the department's unix machines and
the Computer Centre's Univaac. This has been achieved by adding a synchronous interface card
(with attached display card) and including new software.
The synchronous interface card can be addressed on any 100H byte boundary within the
range OOOOH to 05FFH by setting three wire wrap straps as shown below:
Straps Address
H - I, E - F, B - C 0000
H - I, E - F, B - A 0100
H - I, E - G, B - C 0200
H - I, E - G, B - A 0300
H - G, E - F, B - C 0400
H - G, E - F, B - A 0500
Other straps should not be used as they map onto the on board I/O space.
The card may be connected to to any of the *IN interrupt lines by means of a wire wrap
strap. The card is nominally strapped to address 0500H and to interrupt line *IN5.
The synchronous interface card uses a Motorola MC6852 Synchronous Serial Data Adapter
to interface to a Univac (Unisys) synchronous DCT line. This line connects to the Computer
Centre via a pair of Racal synchronous modems. The modems supply both the receive and transmit
clocks. (The transmitting modem supplies the transmit clock to the transmitting hardware (6852)
and to the receiving modem. The receiving modem supplies what is now the receive clock to the
receiving hardware. This ensures that there are no timing errors due to drift if the clocks were
independantly generated at each end or by phase shift in a long line.
When the line starts up the 6852 asserts Request To Send (RTS) and the modem asserts
Clear To Send (CTS) in response. Data Set Ready (DSR) is permanently asserted by the modem.
Data Carrier Detect (DCD) is asserted by the modem when the synchronous card is polled.
A 24 pin DIP socket on the synchronous interface card connects to a display card mounted
on the front of the cabinet. Six LEDs monitor the state of the synchronous line. Six seven segment
displays are also available to the software to display status information.
In normal operation the synchronous line is plugged into the modem connector and an
asynchronous line, connecting to a unix machine running the correct software, is plugged into the
unix connector. A terminal may optionally be plugged into the terminal connector to monitor
traffic. Sw8 of the DIP switch on the mother board is turned on so that when the micro is reset it
will automatically boot the communications software.
During debugging sw8 of the DIP switch is off so that the monitor will boot on reset. A
terminal is plugged into the terminal connector and a normal unix terminal line is plugged into the
down line loading connector. This latter line is used as a transparent link to unix and for down line
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loading new software.
Appendix B details the connections to micro and the front panel display LEDs. Drawings of
the synchronous interface card and the display card are included at the end of this documument.
3.12 Power Supply
The Tennux uses an Apple II type switch mode power supply, capable of supplying + 5V at
6A and +/- 12V at 1A.This is quite adequate for a fully configured Tennux. The power supply has
a 5V adjust but no 12V adjust.
Originally the Tennux was designed to use a TAPS 2U linear power supply. This supply
required a fan and additional 240V wiring as shown in sheet 10. The new supply requires neither,
thus simplifying construction, reducing noise and removing the 240V safety hazard.
3.13 Standard Memory Map



























Spare, Available for special purpose cards
Switch Register
Unused (On Board I/O)
Programmable Timer (On Board I/O)
DMAC (On Board I/O)
Node PIA (On Board I/O)
Node (On Board i/O)
Memory Card 0, RAM
Memory Card 1, RAM
Memory Card 2, RAM
Memory Card 3, RAM
Memory Card 3, EPROM
Memory Card 3, EEPROM
Memory Card 3, Tennon 3.0 monitor
The tIrst 100H locations are reserved for the Probe Card, although this card does not always
have to be plugged in. Locations 0500 - 05FFH are available for additional special purpose cards.
The fully configured Termux has two spare slots on the backplane. One slot is reserved for the
Probe Card and the other is available for a special purpose card. If more than one special purpose
card is required then the number of ACIA cards should be reduced to make room in the address
space and on the backplane.
A minimum configuration includes ACIA Card 0 addressed at 0100H and Memory Card 3
addressed at COOOH. This allows for the inclusion of the monitor, 8K bytes of RAM and four
ACIAs, including the monitor's console (addressed at 0140H) and the monitor's link to a host
machine (addressed at 0100H). The minimum configuration is expanded by adding additional
Memory Cards building down from COOOH and ACIA Cards building up from 0200H to a
maximum of four Memory and four ACIA cards.
A Tennux being used as a synchronous protocol converter requires one ACIA card, four
memory cards and one synchronous interface card.
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3.14 Packaging
The Tennux is housed in a Bicc-Vero D case, part number 48-8846J. Sheet 11 details the
holes required for mounting the Tennux. This sheet refers to the old TAPS 2U power supply. The
fan has now been elliminated. The Apple II type power supply mounts with its 240V plug and
power switch in a cut out in the rear panel. The main PCB is mounted on the base of the case
adhesive PCB standoffs. The power supply is mounted on the base of the case on the right hand
side. Four male 25 pin D type connectors are mounted on the rear of the case. The ACIA Cards
should be mounted in the slots directly behind these connectors. A hole in the bottom left hand
corner of the rear panel allows a 50 way ribbon cable to be plugged into the node interface,
connecting the Tennux to the ring node. If needed, plastic card supports may be inserted into the
main PCB to support the plug in cards. A parts list is included in Appendix A.
4. Software
This section covers some of the low level software associated with the Tennux. The software
includes the Tennux monitor, a ring test program, a DMA test program and the ring down line
loader.
4.1 Termux Monitor
The monitor used in the Tennux was written by David Wilson as a third year student project.
It was originally designed to run on the Motorola 6800 and has been ported to the 6809. It is not
proposed to cover the monitor in detail, but rather to show how to use it and detail such things as
interrupt vectors and some useful monitor subroutines.











Run a program at <address>
Display all user registers
Display and modify individual user register
Display memory contents in both Hex and ASCII
move/copy address contents to new location
fill memory with given constant (default zero)
inspect and alter memory one byte at a time (rubout to exit)
transparent link to host (CRTL A to exit)
set start address of symbol table
display symbol table
Numbers are hexadecimal. <address> is a valid address in the range OOOOR to OxFFFFH.
<range> is a range of addresses of the fonn <start address>;<count> or <start address>:<end
address>. If Id, 1m or la are used without their range prefix then they will use the current start
address and count as defined when one of these commands was previously used. For instance
1000;loo/d
followed by Id will display IOOR bytes from location lOOOH then lOOH bytes from 1100H.
Executing Id again will display then next lOOH bytes of memory from 1200H.
The source code for the monitor can be found in the directory
lusr/hardware/ring/termuxltermon on system A. When the Termux starts up it reads the switch
register at location 0600H. If the most significant bit is a one (switch 8 open) then the monitor will
be booted otherwise (switch 8 closed) execution will commence at location EOOOH.
The monitor uses the ACIA at location 0140R as its console and the ACIA at location OlOOH
fQr a transparent linktojl host ma.c.hine~.BothACIAsare initialised on reseforpower up t08 data
bits, no parity, one stop bit. The baud rate is detennined by the lower four bits of the switch
register. The transparent link allows the user to log on to a host machine. Programs may be down





































The interrupt vectors in the monitor EPROM point to three byte blocks of memory in RAM
which should be loaded with a jump instruction pointing the the appropriate interrupt service
routine. The service routine should be exited using the RTI instruction. The RAM locations to hold


































The monitor contains a number of useful subroutines which may be called by a user
program, although this is not advised except for test programs as the monitor may change in the
future. Some of the more useful ones for doing I/O are given here. Anyone who really wants to use
the monitor subroutines instead of writing a stand alone program is refered to the source code for










Warm start of monitor
Prints null terminated string pointed to by the X register
Prints four digit hex number contained in the X register
Prints two digit hex number contained in the A register
Prints ASCII character contained in the A register. \Il' is
printed as carriage return, linefeed.
Reads ASCII character from console and puts it into the A
register
This program tests the Termux, the node and the ring by continuously sending mini-packets
to itself. It is also a good example of accessing the ring through a C program. The source for this
program is included in listing 1. The header files "node.h" and "terminal.h" are included in listings
2. and 3. respectively.
The screen is first prepared by clearing it and then writing out all the headings required for
status information. Later when status information changes the screen is updated using cursor
addressing to change only the required information.
The node is then reset and enabled with auto retries disabled.·The node address is then read
and displayed. The node address is used to program the source select register and the destination
register so that the node will only receive mini-packets from itself and will send to itself. The
receive data register is cleared of any spurious mini-packet and the type bits are set.
An infmite loop is now entered to transmit mini-packets around the ring.The transmit status
is read and displayed. The program waits until the Transmit Done flag is set before transmitting the
next mini-packet. If an error is detected then the program aborts. Once the mini-packet has been
transmitted the program loops on the transmit status register, displaying its contents, until the
Transmit Done flag is set. The program aborts if an error is detected. The program now waits until
the Receive Data flag is set (which should actually occur before the Transmit Done flag is set). The
extended mode status (type bits) is read and displayed and then the mini-packet is read and
displayed. If the mini-packet data is tead first the possibility exists that a new mini-packet will
arrive before the extended mode status is read. The program aborts if the transmitted and received
data differ. Finally the mini-packet data is changed for the next iteration and the mini-packet count
is updated.
The user can abort the program at any time by pressing either carriage return or rubout.
These are read by interrupt so they will be detected at the instant they are pressed. Pressing rubout
aborts the program immediately. Pressing carriage return sets a flag which is tested are the end of
the main loop. The program will then abort at the end of a cycle rather than in the middle of one.
Since this program does not use node interrupts or DMA the node PIA is not programmed or




This program tests the DMA interface to the node by sending a block of data around the ring
under DMA control. It demonstrates the full duplex DMA capability of the Tennux by transmitting
and receiving the data under DMA control. The source for this program is included in listing 4.
The program starts by disabling interrupts within the CPU. It then loads a three byte jump
instruction pointing to the default IRQ interrupt service routine and prints out a startup message.
The node is then initialised as per ctestnode.c, except that transmit retries are enabled.
The DMA interface is initailised next. The DMA controller chip is programmed for rotating
priority, channels zero and one enabled, interrupts enabled for channel zero (receive channel) only,
four channel operation and data chaining disabled. Four channel operation is required because the
DMA hardware has been set up for four channel operation even though channels two and three are
not used. The data buffers are loaded next. The channel zero data buffer points to where the receive
data will be stored and the channel one data buffer points to the data to be transferred. Both
channels are loaded with the same count. The channel zero control register is programmed for cycle
steal operation. data transferred from the peripheral to memory (receive data) and the address
register increments after data transfers. The channel one control register is similarly programmed
except that data is transferred from memory to the peripheral (transmit data). The transfer directions
of these two channels must reflect the DMA interface hardware as discussed in section 3.3.
The node PIA is now programmed so that the DMA interface hardware can be enabled. The
B side of the PIA is programmed so that bits zero to three are outputs. Data bits zero and two are
set high and then low to enable both the transmit and receive sides of the DMA interface hardware.
At this point, since TDN:N is set TxRQl will be set and a transmit DMA cycle will occur. Once the
mini-packet returns RDN:N will be asserted and a receive DMA cycle will occur. TDN:N will also
have been re-asserted so another mini-packet will be transmitted. This will continue until all the
required bytes have been transmitted. Since each mini-packet contains two data bytes the count
should be even.
Meanwhile the CPU has enabled interrupts and is waiting for an interrupt from channel zero
to say that all the data has been transferred. When the last mini-packet is transferred by each
channel DENDIs asserted for one cycle which disables the interface hardware for that channel.
When channel zero completes its transfer it interrupts the CPU. The interrupt handler clears the
interrupt request from the DMAC and then compares the receive data buffer with the transmit data
buffer. If these differ then an error has occurred. Finally the program exits to the monitor.
4.4 Rdll.c
This program is used to down line load software using the ring. It should prove to be much
faster than the present method of loading software over baud terminal line (which might not always
be available). It is still in the development stage and has not yet been fully tested. In its final fonn
this program will automatically start up on power up or reset. It will then poll one or more nodes
with load requests until it gets an answer from a device which will load it with software. The
software will then be loaded and executed. By loading software each time the Tennux is reset,
rather than having it permanently residing in EPROM, it is easy to update the software that the
Termux is running. If a Tennux is shifted to another location where there is a different
configuration of terminals the Tennux is easily reconfigured to match.
Rdll.c has been written so that it does not have a bss (uninitialised data) segment and the only
initialised data is constant character strings. All variables reside on the stack. This makes it possible
to load the program into EPROM. The source for this program is included in listing 5. The source
for the header file "loader.h" is included in listing 6.
The program starts by prompting for the node address of a host machine that will down line
load the Termux and for a "program number". This will be made automatic in the final version. It
then sends a mini-packet to the host requesting that it be loaded. If no reply is received within ten
17
seconds the program times out. If a reply is received it is checked to see if the host can in fact load
the data. If it can then the program sends an "accept load" mini-packet back to the host.
The process of loading data now begins. The host transmits a stream of mini-packets to the
Termux. Each mini-packet contains command information in its high order byte and some data in







reset address pointer to zero
increment address pointer by shifting eight bits left then adding data byte
load data byte into memory and increment address pointer by one
call function pointed to by the address pointer
terminate call or loading process
abort load because of error
If one of these commands is not received then the Termux aborts the load by sending an abort





down line loader (into Termux RAM)
relocation editor (for ROMable code)
S record to Intel record converter (specific to the derpartment's EPROM
programmer)
loads code into EPROM programmerload
All software for the Termux has been developed on the department's unix machines in either








C programs are compiled into assembly source using cc09. Assembly language programs are
assembled using as09. The object files are then linked using ld09, which concatenates object files
and sets the start address of the program to the required value. The object code generated by ld09
may be down line loaded into the TERMUX's RAM.
Consider two programs, progl.c and prog2.s, written in C and assembler respectively. A
typical compilation sequence would be:







ld09 -d -r -0 prog.out -k OxYYYY progl.out prog2.out
which produces two object files progl.out and prog2.out and combines them into prog.out which
would be loaded and run at hex address YYYY. The program may now be down line loaded into
the Termux using the dll command. Ld09 constrains the text (program code), data (initailised data)
and bss (uninitialised data) to be loaded consecutively into memory.
If it is desired to burn a program (such as the monitor) into EPROM then the text and bss
segments must be totally separate since the EPROM containing the text segment will reside at ,a
dif:f~l;ent ,ad4ress.tQ;the RAMcantaining the bsssegmeaLIf the data segment, containinginitiaHsed
data, is to be used then it should contain only constant data and be included in the EPROM. If the
data segment was put in RAM, so that its contents could be changed, its contents would not be
correct when the program was started. (A start up routine that loads the initialised data from
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EPROM into RAM could overcome this problem.)
The text, data and bss segments may be separated by running the output of Id09 through
re109 which allows the text, data and bss segments to be originated at separate locations. Rel09
produces Motorola S record format output since the a.out format files produced by as09 or Id09
cannot handle separate origins. Rel09 can also be used to initialise the reset and interrupt vectors.
The output of re109 is passed to stoi which converts it into Intel record format which is
required by the department's EPROM programmer. Stoi is also used to determine which part of the
object code is to be programmed at this time. For instance, if a 6K program was to be burnt into 2K
EPROMs, it would have to be done 2K at a time.
Finally the code is loaded into the EPROM programmer using load and may now be burnt
into the EPROM.





-P6_pn6 -P7_pn7 -PD_pnd -RE_reset -NM_nmi -IR_irq -FLfirq
-SW_swi -S2_swi2 -S3_swi3 termon3.1.0 > termon3.l.rel
stoi termon3.l.rel >termon3.l.i
(clear EPROM programmer memory)
load termon3.l.i
(now bum EPROM)
Since the whole monitor fits into 2K stoi does not have to split it into several parts. Rel09
sets the start of the text segment to F800H. The data (constant data) and bss segments (not used in
this case) follow immediately after the text segment. All the required 6809 and 6828 interrupt
vectors are programmed from labels defmed in the source code.
5. Future
The future of the Termux is very difficult to predict since at the time ofrevision(July 1987)
the Termux has only just been put into production. Any future upgrade of the Termux is likely to
involve the use of a Motorola 68000 microprocessor as the CPU and to use a commercial bus and
mounting system. The current Termux, while not yet being used for its intended purpose, has been
found to be quite useful for other applications. Its general purpose bussed architecture makes it
very flexible. One Termux is serving the role as a protocol converter between the department's
Perkin Elmer unix systems and the Computer Centre's Univac.
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8. Addendum (July 1987)
Since this preprint was ftrst written a number of errors have been detected and some more
work has been done. These have been revised in the body of the text.
8.1 Corrected Errors
The following errors have been corrected:
pl0 Ada card address selection table (address 0500 only).
pll Probe card address selection table (address 0300 only).
p14 Interrupt vector table (second entry for IN6 deleted and IN5 - INO corrected).
P15 Revised table of entry points intoTermon3.1(instead of Termon2.0)
8.2 Changes to hardware and software
Section 3.10 has been added to describe the additional hardware required for the
synchronous link.
The TAPS 2U power supply has been replaced with an Apple IT type supply.
Testing of production software has shown that the Termux is capable of supporting ten ports
all running at 1200 baud or a fewer number of ports running at faster speeds. The abstract has been
changed to reflect this.
The current version of the monitor in use is version 3.1. This version has the following
changes made to it:
Section "4.5 Developing Programs" has been rewritten.
The EEPROM has been shifted into the hole at FODOR left by the monitor.



















char stop; /* stop flag
char c; /* char used by































putchar(CLS); /* clear screen */











/* reset node */
*«char *) node + nrxcr) = nnen I nrrst I ntrst;
/* display node address */
nodeaddr = *«char *) node + naddr);
cursor(O,22);
outhex8(nodeaddr);
/* set up source selector */
source = nodeaddr;
/* select self only */
*«char *) node + nssr)
cursor(l,22);
outhex8(source);
/* set up destination address */
dest === nodeaddr;
/* send to self */
*«char *) node + ntxdst) dest;
cursor (2,22);
outhex8(dest);
/* clear rdn */
rubbish = *«char *) node + nrxg);
/* set type bits */
typebits = typeb;
*«char *) node + nxcr) typebits;
for (; ;)
{
/* display transmit status */
do
{




while(! (txstatus & ntdn»;
if (txstatus & nter)
error("Transmit error\n");
/* send data to self */
* «int *) (node + ntxb» = txdata;
/* display transmit data */
cursor(S,22);
outhex16(txdata);
/* make sure it got there */
do
{




while(! (txstatus & ntdn»;
if (txstatus & nter)
error("Transmit error");
/* display receive status */
do
{




while (! (rxstatus & nrdn»;
/* ignore rejected mini-packets
if (rxstatus & nrrj)
error("Receive error\n");
*/
/* display extended mode status */
cursor(9,22);
outhex8(*«char *) node + nxsr»;
/* Display receive data */
cursor(lO,22);
rxdata = * «int *) (node +nrxb»;
outhex16(rxdata);
if (rxdata != txdata)
error("data mismatch\n");
txdata += Ox0201; /* change data for next time */



















while (! ( (* «char *) (terminal + 1») & Ox10»;
/* wait for TDRE (bit 4) to be 1 */
*«char *) terminal) = c;
if (c==' \n ' )










while(!getsta{»; /* wait for a character */































#x'10"); /* disable IRQ interrupts */




/* set up interrupt vector */
*(char *) IN6 = JMP;
* (int *) (IN6 + 1) = (int) intt;
/* reprogram ACIA */
*(terminal + treset) = 1;
* (terminal + tcntrl) = «* (char *) Ox0600) & OxOf) I Ox10;
*(terminal + tcomm) = Ox09;
/* enable PIC IN6 interrupt */
*(char *) Oxffec = 1;
*terminal; /* read any spurious character */















asm (,,- jbs _handle") ;




*(terminal + tstatus); /* clear interrupt */
c = *terminal & Ox7f; /* get character */
if (c == CR)
stop = 1; /* set flag for main loop */
else if (c == RUBOUT)
error("Keyboard Abort");
/* else ignore character */
Listing 2. node.h
















/* various control and status bits */

































* program to test dma transfer using dma controller.
* created 21/1/83, amended
*
* test comprises read from node; buffer address and no of bytes,
* m-p data are determined by user before execution of program.
* this program will set up a dma transfer in from the node and then
* continuosly send a mini-packet to itself via the ring.
* when dma finishes, it should generate an interrupt which will
* then print out buffer read in.
*
naming convention
registers prefixed by "n"
equ 0 ; source select register
equ 1 ; receive source
equ 1 ; transmit destination
equ 2 node address
equ 3 ; transmit status register
equ 4 receive status register
equ 4 ; receive control register
equ 5 ; receive byte
equ 5 transmit byt
equ 6 receive byte and go
equ 6 ; transmit byte and go
equ 7 ; receive go
equ 7 ; transmit go
equ 8 extended mode status register
equ 8 ; extended mode control register
equ x'Ol ; node enable
equ x' 02 ; retries enabled
equ x'OO ; retries disabled
equ x'04 receiver reset
equ x'08 ; transmitter reset
equ nenable+nrtry+nrxrst+ntxrst ;node reset mask
equ nenable+nrtry
initialised status for retry
equ x'40 ; transmit error occurred
equ x'80 ; tdn set
equ x'04 ;m-p accepted
equ x'20 ;broadcast enabled
equ tdn+tac+bce ;transmission successful mask




































** pia naming convention










; control register a
; data direction register a
peripheral register a
; control register b
; data direction register b
; peripheral register b
node pia
* dmac naming convention
* registers prefixed by "dx" where x is for channel no.
0 ; channel 0 address high byte
I ; " low "
2 ; count byte high
3 " " low
4 ; channel 1 address high byte
5 ; " low "
6 ; count byte high
7 ; " " low
x'lO ; channel 0 control
x'11 ; " 1 control
x'14 ; priority control
x'15 ; interrupt control














































































x'04 mode 1; tsc steal
x'OO peripheral cont -> memory
x'O ; memory ->peripheral cant
countup+tscsteal+pcontmem
countup+tscsteal+mempcont
chanelO ; enable irq for input chaenel only
o ; data chain disabled

















already in termon (output to terminal 1)
; address of monitor
i outputs string pointed to by X reg
; outputs word in X as 4 hex chars
outputs word in A reg 2 hex chars
; outputs char in A reg
; gets char from terminal in A reg
intoff
*





























;receive only from self











check whether initialised properly














* initialise dmac for dma transfer
dmacinit
ldx #dmamsg
jsr puts i output warning
Ida #prmask
sta dmac+dpriocr i intialise priority control
Ida #intmask
sta dmac+dintcr i initialise interrupt control
Ida #dchmask
sta dmac+ddchcr i disable data chain
Idd inbufadd
std dmac+dOaddhi iinput buffer
Idd outbufadd
std dmac+dladdhi ioutput buffer
Idd bytes
std dmac+dObythi
std dmac+dlbythi itransfer count
Ida #chOmask
sta dmac+dOchancr iinput control reg
Ida #chlmask
sta dmac+dlchancr ;output control reg
*
i select data direction register B
iselect data register B
iPBO-3 output
iset clr to high on both f/fs



































;enable all interrupts at pic
*
; wait for interrupt









fcc /\nreturning to monitor\n\O/
fcc l\nStart of DMA test\n\OI
fcc loutput DMA address must be in 1
fcc /x'dOOO,l\nl
fcc /input DMA address must be in 1
fcc Ix'd002,3\n/
fcc Ibyte count must be in 1
fcc /x'd004,5\n\O/
fcc Inode all set up\n\OI
fcc /\node unable to be set /
fcc /properly; receive status: \01














* interrupt handler for default IRQ : dmac









/Buffer compare error at \01
IBoth buffers match\n\OI
;next please
























































































putline("Enter node address: ");
getline(s, sizeof(s»;
addr = atohex(s);




writenode(nrxcr, nrrstlntrst); /* reset and disable node */






if (initnode(nodeaddr, nodeaddr, typeb»
/*talk only to requested node, basic block header */
return (-I); /* node not initailised */
if (requestload(pgm»
return (-I); /* timed out or load refused */







writenode(nrxcr, ntrstlnrrstlnnen); /*reset node */
writenode(nssr, source)i /* set source */
writenode(ntxdst, dest); /* set destination */
if ( readnode(nrxg»; /* ensure RDN is clear */








/* send mp requesting load */




while(! (readnode(nrxsr) & nrdn»
{
count++;
if (count -- timeout)
break;
} /* wait for reply, but timeout after 10 sec. */
if (! (readnode(nrxsr) & nrdn»
{
putline("l: Timeout error\n");
return(-l); /* failed on timeout */
}
ndata = readmpdata();
/* see if abort load */





/* see if correct reply */
else if «ndata & OxffOO) ! = « loader + yesican) «8) )
{










/* send accept load */
if(transmp«(loader + accept)«8) + 1»
return(-l);
else




int caddr; /* current load address */




switch (ndata & OxffOO) /* what type of data */
{
case «loader + initaddr) «8) :
caddr = 0; /* reset load address */
break;
case«loader + address)«8):
caddr = (caddr«8) + (ndata & Oxff);
/* build address */
break;
case«loader + data) «8) :
* (char *) caddr ++ ndata & Oxff;
/* load a byte */
break;
case«loader + call)«8):
putline("5: Branching to function\n");
~(* (int ,( *) (» caddr) () ;
putline("6: Returned from function\n");
/* call what caddr points to and return
integer to here */
case«loader + endload) «8) :
putline("7: End load\n");
return (0); /* end load on endload or call */
break;




default: /* not loader or valid function */





























while(! «readnode(nrxsr) & nrdn»);









while(! «readnode(ntxsr) & ntdn»);
/* wait for transmit done */
for (retries = 0; retries < maxtries; retries++)
{
writempdata(ndata);
while(! «status = readnode(ntxsr» & ntdn»;
/* wait for TDN */
if (! (status & ntby» /* not busy */
break;
for(i = 0; i < 50;i++); /* waste some time */
}
if (status & nter) /* got an error */
{
if (status & ntce)
putline(nlO: Transmit compare error\nn);
else if (status & ntig)
putline(nll: Transmit m-p ignored\nn);
else if (status & ntus)
putline(nl2: Transmit m-p not selected\nn);





















while (! «* «char *) (terminal + 1») & OxlO»;
*«char *) terminal) = c;











(ptr, size) /* get a line of characters */
*ptr; /* points to character buffer */










q = ptr; /* start again */
putchar ( , \n ' ) ;
break;
case (' \b ' ) :
putchar (' ');
putchar('\b'); /* backspace over last char */
if (q > ptr)
q--;




/* put the character in the buffer */
if (q < (ptr + size -1»
q++;
}
} while(ch != '\n');





while(! (*«char *) terminal + 1) & Ox08»;
c = (*«char *) terminal» & Ox7f;














i = (i«4) + c - '0';
else if (c>='A'&&c<='F')
i = (i«4) + c - 'A'+ OxOq;
else if (c>='a'&&c<='f')
i = (i«4) + c - 'a'+ OxOa;















Appendix A. Termux 1.0 Component list.
This list consists of four sections:




















2 74LS27 UC9, UDlO
I 74LS32 UA3
4 74LS74 DDII, DDI2, UF3, UFl5
2 74LS86 UC4, UF2





2 74LS243 UCI2, UC13
3 74LS244 UA2, UB3, UC?
3 L4LS245 UE4, UE5










1 SPST Push switch
1 8 position SPST DIP switch
1 50 way Right angle Ribbon cable conn.
10 25 way, double sided, .lin pitch PCB edge conn.
1 24pin DIL socket
1 28pin DIL socket
3 30pin DIL socket
1 Termux 1.0 PCB
10 Richco Card support
6 Richco PCB support
1 250mm x 50 way ribbon cable





27 HM6116LP-15 RAM (2K RAM)
3 2716 EPROM (2K EPROM)
1 X2816A EEPROM (2K EEPROM)
8 24 pin DIL sockets (ROM card only)
44 .OluF Greencap
4 10uF Tantalum
152 Wire Wrap pins
4 Termux RAM/ROM PCB






4 1488 Line driver








4 28 pin DIL socket
4 26 Way Right angle ribbon cable conn.
4 26 Way ribbon cable header
4 25 pin male D type conn. (with pins)
4 l00mm length 26 Way ribbon cable.
124 Wire Wrap pins
4 Termux ACIA Card PCB
(4) Hardware
1 Vero Case no. 48-8446J, colour soft beige, no 451A
1 Vero front panel no. 50-0769H
1 240V power cord
1 Apple II type Power supply
1 Molex 15 pin plug
1 Molex 15 pin socket
4 Molex male pin
4 Molex female pin
1 4m x 18 gauge hook up wire .
4 1/2 in hex spacers (1/8 in thread)
8 1/8 in by 3/8 in pan head screw
Appendix Dr Synchronous Link Connections
RS232c Connections (a1125 pin Female)
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13 7 1 VCR Pin 15
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lAC Socket I 240V[
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All Dimensions in m.m.
Termux 1.0
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